Devices, Platforms

Rambus Safeguards Accelerated Computing with FPGA-targeted Security IP

rambus-safeguards-accelerated

Rambus Inc., a premier chip and silicon IP provider making data faster and safer, today announced a full suite of Security IP solutions for the FPGA market with state-of-the-art cryptographic, side-channel, and Quantum Safe protections. Designed to meet the unique needs of FPGAs, the offering secures the broad range of devices from high-performance accelerators for generative AI, to low-power solutions for IoT devices. Rambus security IP protects FPGAs serving applications in the Data Center, AI/ML, Edge, IoT, Defense, and beyond.

“As customer demand for security continues to accelerate, Rambus is dedicated to providing state-of-the-art security IP for the broad range of applications increasingly enabled by FPGAs,” said Neeraj Paliwal, general manager of Silicon IP at Rambus. “Our security IP solutions safeguard these FPGA devices now and in the future with Quantum Safe protection from PQC attacks.”

“In the increasingly distributed and accelerator-based computing architectures enabled by Intel FPGAs, it is mission critical to secure data and devices against today’s threats and those that arise with the advent of quantum computing,” said Premal Buch, vice president and general manager of Programmable Solutions at Intel. “We’re pleased to see Rambus offer security IP solutions tailored to FPGAs powering the growing landscape of accelerated computing.”

As part of the industry-leading portfolio, Rambus offers advanced FPGA targeted security IP products including root of trust, 800G MACsec, IPsec, classic and quantum safe public key encryption solutions. Leveraging pioneering work in differential power analysis (DPA) and fault injection attack (FIA) countermeasures, Rambus security IP delivers the highest levels of protection available against both cryptographic and side-channel attacks. With new Quantum Safe security IP products, Rambus futureproofs the protection of FPGAs for the coming Post Quantum Cryptography (PQC) era.

About Rambus Inc.

Rambus is a provider of industry-leading chips and silicon IP making data faster and safer. With over 30 years of advanced semiconductor experience, we are a pioneer in high-performance memory subsystems that solve the bottleneck between memory and processing for data-intensive systems. Whether in the cloud, at the edge or in your hand, real-time and immersive applications depend on data throughput and integrity. Rambus products and innovations deliver the increased bandwidth, capacity and security required to meet the world’s data needs and drive ever-greater end-user experiences.

Spotlight

Spotlight

Related News

Enterprise Iot

Nokia, BT Group and MediaTek trial 5G RedCap technology to accelerate the Internet of Things

MarketScreener | October 18, 2023

Nokia, together with BT Group and MediaTek today announced that they have successfully completed trials of 5G Reduced Capability (RedCap) technology with RedCap devices. The trial, which took place at BT Group's Adastral Park site, utilized Nokia's AirScale RAN portfolio, EE's 5G Standalone (SA) network, and MediaTek's RedCap testing platform. RedCap is a technology introduced in 3GPP Release 17 that brings 5G to devices that do not require its full capabilities. It has the potential to expand the IoT ecosystem and accelerate its deployment within the industry. BT Group is evaluating RedCap to support new 5G use cases which could benefit both EE's business and consumer customer bases. 5G devices such as smartphones often have complex hardware and power-hungry features which leads to higher cost, size, and power consumption. RedCap technology focuses on simplifying 5G devices, particularly small IoT devices such as wearables or health trackers for consumers as well as ruggedized routers, and environmental or other condition-based monitoring sensors. These devices have less demand for battery life and lower bandwidth requirements. RedCap ensures they maintain performance and optimizes their power efficiency. Nokia has played a pivotal role in advancing RedCap IoT functionality together with the telecommunications industry. Greg McCall, Chief Networks Officer at BT Group said: 'This trial with Nokia demonstrates the potential of RedCap technology in unlocking a new wave of innovation within the 5G services ecosystem. This is especially the case as we move towards the arrival of 5G SA, bringing with it enhanced reliability, responsiveness, security, and speed which - through 5G RedCap - promises to benefit a host of new IoT devices and use cases.' Robert Moffat, Deputy Director Europe Mobile Business Development at MediaTek, said: 'Our collaboration with Nokia and BT Group for this trial of 5G RedCap technology aligns with MediaTek's commitment to driving innovation and expanding the potential of 5G SA to include a wider ecosystem of devices and use cases.' Phil Siveter, CEO, UK and Ireland at Nokia, commented: 'The introduction of RedCap will unlock new 5G opportunities for many industries, with potentially billions of new devices connected with 5G. Our field tests with BT Group show that Nokia 5G Standalone networks are ready to support RedCap devices.'

Read More

Enterprise Iot

GlobalFoundries® and Microchip Announce Microchip’s 28-nm SuperFlash® Embedded Flash Memory Solution in Production

GlobeNewswire | October 04, 2023

GlobalFoundries (GF®) (Nasdaq: GFS) and Microchip Technology (Nasdaq: MCHP), via Microchip’s Silicon Storage Technology® (SST®) subsidiary, today announces the immediate release to production of the SST ESF3 third-generation embedded SuperFlash technology NVM solution in the GF 28SLPe foundry process. GF has established a new industry benchmark for implementing SST’s widely deployed ESF3 SuperFlash technology. This implementation delivers the following capabilities and benefits: Lowest cost 28-nm HKMG ESF3 solution with only 10 masks added, including true 5V IO CMOS devices Highly competitive SST ESF3 bit cell size of less than 0.05 micron squared Operating temperature rating of −40°C to 125°C Sub-25 nanosecond (ns) read access times, 10-microsecond program times and four millisecond erase times Endurance exceeding 100,000 program/erase cycles No impact to design flows using GF 28SLPe platform-qualified IP (EG flow) Immediate availability of off-the-shelf macros from four megabits (Mb) to 32 Mb Access to custom macro design support from SST or GF Use cases for embedded flash are exploding with the drive for increased intelligence at the edge. Embedded memory for secure code storage, over-the-air-updates and enhanced functionality is on the rise in a wide range of applications in home and industrial IoT as well as smart mobile devices. Innovative platforms are required to meet these needs. GF is proud to partner with SST to develop, qualify and release to production this impressive embedded NVM solution on our robust 28SLPe platform, said Mike Hogan, chief business unit officer at GF. GF’s customers are finding this combination of high performance, excellent reliability, IP availability and cost effectiveness to be ideal for advanced MCUs, complex smart cards and IoT chips for consumer and industrial products. “SST and GF have partnered closely over the last decade to integrate and productize SST’s industry-standard ESF1 and ESF3 embedded Flash technologies into GF’s 130-nm BCD, 55-nm, 40-nm, and now 28-nm foundry platforms,” added Mark Reiten, vice president of SST, Microchip’s licensing business unit. “We are excited by the leadership position GF is establishing for the broadest offering of embedded NVM solutions and expect our close partnership to deliver additional breakthroughs over the coming decade.” SST is exhibiting its embedded Flash technology in the IP partner area during today’s GF GTS Summit in Munich. Customers interested in GF’s ESF1 and ESF3 platform solutions should access the GF website located at www.gf.com/technology-platforms and contact the company for more information at www.gf.com/about-us/contact-us. Customers interested in SST’s ESF1, ESF3 or SuperFlash® technology memBrain™ neuromorphic memory solution IP offerings should contact info@sst.com or the appropriate regional contact listed on the SST website.

Read More

Industrial IoT

Cadence Expands Support for 3Dblox 2.0 Standard with New System Prototyping Flows

Business Wire | September 29, 2023

Cadence Design Systems, Inc. (Nasdaq: CDNS) today announced the availability of new system prototyping flows based on the Cadence® Integrity™ 3D-IC Platform that support the 3Dblox 2.0 standard. The Integrity 3D-IC Platform is fully compliant with the 3Dblox 2.0 standard language extensions, and the flows have been optimized for all of TSMC’s latest 3DFabric™ offerings, including Integrated Fan-Out (InFO), Chip-on-Wafer-on-Substrate (CoWoS®) and System-on-Integrated-Chips (TSMC-SoIC®) technologies. Through this latest collaboration between Cadence and TSMC, customers creating AI, mobile, 5G, hyperscale computing and IoT 3D-IC designs can model system prototypes to accelerate design turnaround time. Prototyping requires two different types of feasibility-checking methods across the various 3DFabric technologies—coarse-grained feasibility for thermal and EM-IR analysis, and fine-grained feasibility for die-to-die connections. Coarse-grained feasibility is enabled through a system-level tool integration with the Integrity 3D-IC Platform, featuring Voltus™ IC Power Integrity Solution and Celsius™ Thermal Solver, providing seamless prototyping for all TSMC’s latest 3DFabric configurations. Fine-grained feasibility is enabled through a silicon routing solution as well as joint collaboration on the development of a next-generation auto-router for 3DFabric technologies, which includes performance-boosting prototyping capabilities that support TSMC’s InFO and CoWoS offerings, enabled through the Integrity 3D-IC platform. The Integrity 3D-IC platform is certified for use with TSMC’s 3DFabric and the 3Dblox 2.0 specification. The platform combines system planning, implementation and system-level analysis in a single platform, and due to the shared infrastructure between Cadence 3D design and system analysis tools, customers can perform feasibility-checking much more efficiently. In addition, Cadence Allegro® X packaging solutions have been enhanced with advanced InFO-specific design rule checking (DRC). The flows supporting the 3Dblox 2.0 standard provide chiplet mirroring, which lets engineers reuse chiplet module data, improving productivity and performance. In addition, the flows provide inter-chiplet DRC through the Cadence Pegasus™ Verification System, which helps designers create an inter-chiplet CAD layer for DRC automatically. With multiple packaging options available for implementation of multi-die designs, early prototyping and feasibility studies are becoming increasingly important, said Dan Kochpatcharin, head of the Design Infrastructure Management Division at TSMC. Through our continued collaboration with Cadence and with the addition of the latest prototyping features that support the 3Dblox 2.0 standard, we’re enabling customers to leverage our comprehensive 3DFabric technologies and the Cadence flows to significantly improve 3D-IC design productivity and time to market. “The Cadence Integrity 3D-IC Platform is the unified solution that provides an efficient way for customers to leverage the new 3Dblox 2.0 prototyping capabilities to create leading-edge 3D-IC designs using TSMC’s 3DFabric technologies,” said Dr. Chin-Chi Teng, senior vice president and general manager in the Digital & Signoff Group at Cadence. “By working closely with TSMC, customers adopting our new flows for use with 3Dblox 2.0 standard can accelerate the pace of innovation with next-generation multi-chiplet designs.” The Cadence Integrity 3D-IC Platform includes Allegro X packaging technologies and is part of the company’s broader 3D-IC offering. The offering aligns with the Cadence Intelligent System Design™ strategy, enabling customers to achieve system-in-package (SiP) design excellence. For more information on the Integrity 3D-IC platform, please visit www.cadence.com/go/integrity3dblox2.

Read More